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Abstract—This paper presents a new feed-forward strategy for 
suppressing low-order harmonic circulating currents in 
PWM-based modular multilevel converters (MMCs). The ap-
proach is based on the new average model approach established in 
this paper which identifies cross-coupling interactions between 
the system level and sub-module elements using decomposed 
dependent sources. As well as improving the damping of the sys-
tem, the major advantage of this approach is that it maintains the 
natural DC bus balance property of a PWM modulated MMC by 
considering the upper and lower arms together (unlike existing 
feed-forward schemes which treat each MMC arm independently). 
Moreover, unlike existing direct control resonant strategies, 
which require careful gain tuning and are highly dependent on the 
AC system frequency, the proposed approach achieves wideband 
circulating current ripple suppression without requiring 
knowledge of the circulating current harmonic frequencies, and 
needs only a simple PI controller to regulate the circulating cur-
rent DC component for power balance. This makes it particularly 
suitable for use in multi-frequency or variable frequency AC 
systems. Extensive simulation and matching experimental results, 
including steady-state and transient responses compared against 
existing circulating current suppression approaches, validate the 
effectiveness and benefits of this new feed-forward compensation 
technique. 
 
Index Terms—Circulating current ripple, common- and dif-
ferential-mode, DC-link voltage compensation, modular multi-
level converter (MMC), voltage feed-forward.  
I. INTRODUCTION 
Modular multilevel converters (MMCs) [1] are becoming an 
attractive topology for higher power applications with their 
particular arrangement of cascaded half-bridges that do not 
require individual half-bridge DC sources [2], [3]. Hence they 
can operate at high DC voltage levels without losing properties 
such as modularity, redundancy and switching frequency 
harmonic cancellation. Thus, although the MMC was originally 
proposed for high voltage direct current transmission (HVDC) 
systems, it is also a viable choice for insulated gate bipolar 
transistor (IGBT) applications such as static compensators 
(STATCOMs), active power filters (APFs), high voltage motor 
drives and micro grid energy storage systems [3]-[6]. 
The major difference between MMCs and conventional 
converters is the circulating current that flows either between 
the phase-legs or between each phase-leg and the common DC 
source. Generally, the only significant component in the cir-
culating current is the DC current supplied or consumed by the 
DC source, although sometimes additional components are 
used to achieve specific objectives. For example, inter-arm and 
inter-phase DC-link voltage balancing can be realized by in-
jecting fundamental frequency positive and negative sequence 
circulating currents [6], while DC-link common-mode voltage 
ripples can be eliminated by allowing an appropriate sec-
ond-order harmonic to flow in the circulating current [7]-[10]. 
Undesirable circulating current ripple includes both switch-
ing frequency and low-order harmonic components. Switching 
frequency harmonics can be minimized by selecting appropri-
ate sub-module modulation strategies such as arranging the 
MMC phase-leg arms to modulate their N sub-modules to-
gether (N+1 modulation) [11], and phase shifting the upper- 
and lower-arm sub-module PWM carriers by zero for even N, 
or /N for odd N [12]-[16]. In contrast, low-order circulating 
current harmonics are caused by the interaction between each 
sub-module’s modulation reference command and any ripple in 
its DC-link voltage, and cannot be moderated by the primary 
PWM process. These harmonics increase in magnitude for 
either smaller size sub-module DC-link capacitors or smaller 
arm inductors, and it is commonly accepted that they should be 
either eliminated or at least suppressed to a small magnitude to 
reduce the current rating of the converter switching devices 
[17]-[36]. 
Existing low-order circulating current suppression tech-
niques can generally be classified into either a direct control or 
an indirect control approach [17]. Direct control techniques are 
based on the knowledge that the circulating harmonic currents 
comprise only even order harmonics with a dominant sec-
ond-order component [18]-[19]. Since this component presents 
as a negative sequence harmonic for three-phase systems, it can 
be eliminated in the rotating reference frame with a negative 
sequence double frequency dq transformation and two propor-
tional-integral controllers [20]-[21]. However, this method 
requires a sophisticated sequence extraction procedure for 
unbalanced three-phase systems [11], [22]-[24], and needs a 
virtual circuit to be used for single-phase systems [7]. To 
overcome this limitation, a stationary frame PR resonant con-
troller is commonly used [7], [9], [25]-[26] with separate res-
onators required for each even harmonic term that is to be 
eliminated [10], [27]-[29]. Alternatively, a repetitive controller 
has been proposed to eliminate all even harmonics with a sim-
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 pler parameter design requirement [30]-[31]. However, all 
techniques in this family require careful loop design, and need 
pre-determined frequency information using a full steady state 
analysis to be effective. 
On the other hand, indirect control or feed-forward schemes 
offer the capability to reduce low-order circulating currents by 
independently compensating the upper and lower arm modula-
tion references using their respective instantaneous module 
DC-link voltages [32]. However, this method is only margin-
ally stable with respect to maintaining constant average 
DC-link voltages and therefore requires an extra inter-arm 
voltage balance controller to be effective [33]. To overcome 
this problem, an open-loop control algorithm has been pro-
posed where the measured DC-link voltages are replaced with 
calculated ones [34], which has been demonstrated to achieve 
global asymptotic stability both without or with additional 
current controllers [35]-[36]. However, the performance of this 
system is highly dependent on the accuracy of the system pa-
rameters used for the calculations. Furthermore these calcula-
tions become much more complicated or even unachievable 
when the AC load current contains multiple frequencies. 
This paper now presents a new feed-forward approach that 
considers both arms together and uses the directly measured 
DC-link voltages, with the objective of retaining the natural DC 
voltage balancing capability of the MMC. The approach is 
based on the new average model established in this paper which 
identifies the coupled relationship between the system level and 
sub-module elements using decomposed dependent sources. 
The common-mode offset modulation reference for each 
sub-module is then augmented using a feed-forward injection 
to force the system level common-mode dependent source to be 
only a DC voltage, thus inherently suppressing the circulating 
current harmonic components. Finally the usual PI closed-loop 
regulator is added to regulate the DC component of the circu-
lating current to maintain a power flow balance between the 
DC- and AC-side of the MMC. Results from a realistically 
sized grid-connected system and a downscaled experimental 
platform are compared to both the more conventional inde-
pendent feed-forward scheme and the established resonant 
controller approach, to confirm the effectiveness of the new 
strategy. 
II. COMMON- AND DIFFERENTIAL-MODE AVERAGE MODELS 
OF A MMC PHASE-LEG 
Fig. 1 illustrates one phase-leg of a MMC, consisting of two 
arms each made up of N series connected sub-modules, where 
each sub-module is typically a half-bridge topology made up 
from two IGBTs/diodes and an energy storage DC-link capac-
itor. The central point of the coupling-inductor connects to the 
AC grid through its source impedance while two outer 
phase-leg DC bus terminals are connected to a centre tapped 
DC source of magnitude 2Udc. 
Note that the switching harmonics are neglected in the fol-
lowing analysis under the assumption that the switching fre-
quency is well away from the fundamental output frequency 
and does not affect the average output voltage produced by 
each sub-module. 
A. System Level Average Models 
Applying Kirchhoff’s Voltage Law as shown in Fig. 1, the 
upper- and lower-loop can be analytically defined as 
gu l
dc acu s u s m g g g g
didi di
U Nu R i L L R i L u
dt dt dt
        (1) 
gl u
dc acl s l s m g g g g
didi di
U Nu R i L L R i L u
dt dt dt
 
       
 
 (2) 
where Udc and ug are the DC and AC grid voltages, iu, il and ig 
are the upper-arm, lower-arm and AC grid currents, Ls, Lm and 
Rs are the self- and mutual-inductance of the coupling-inductor 
and its internal resistance, Lg and Rg are the AC source in-
ductance and resistance, N is the number of sub-modules within 
each arm, and uacu and uacl are the identical (fundamental) 
output voltage of each sub-module in the upper and lower arms 
respectively.  
The relationship between the AC grid current and the arm 
currents is then developed using Kirchhoff’s Current Law as 
 g u li i i   (3) 
Next, the upper- and lower-arm sub-module voltages and 
currents in (1)-(3) can be expressed as the following combina-
tions of common-mode (cm) and differential-mode (dm) quan-
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Fig. 1.  Circuit diagram of a grid-connected MMC phase-leg.  
 tities: 
 
u cm dmi i i   l cm dmi i i   (4) 
 
acu cm dmu u u   acl cm dmu u u   (5) 
It should be noted that while these common- and differen-
tial-mode quantities are not directly measurable, they consid-
erably simplify the following analysis by transforming the 
MMC into separate AC and DC systems [6]. 
System level common- and differential-mode average mod-
els can now be derived by adding and subtracting (1) and (2) 
and substituting from (3)-(5), to give 
  2 cmcm dc s cm k m
di
Nu U R i L L
dt
     (6) 
    2 2 dmdm s g dm k g g
di
Nu R R i L L u
dt
      (7) 
where Lk = Ls－Lm is the arm leakage inductance which is rel-
atively small in practice (note that Lm = 0 equates to uncoupled 
inductors in each arm, which does not change the analysis). 
Fig. 2 shows these system level MMC average models where 
the DC and AC systems act independently based on common- 
and differential-mode quantities. Note that the common-mode 
current, icm, is conventionally called the circulating current in 
the literature as it only flows between the phase-leg and the DC 
source (or between the phase-legs for a three-phase system). 
B. Sub-module Average Models 
Since they use the same modulation references, the 
sub-modules within each arm can be assumed on average to 
operate identically, with their currents and voltages defined by  
 1 2 ... ...dcj dcj dcjn dcjN dcji i i i i       (8) 
 1 2 ... ...dcj dcj dcjn dcjN dcju u u u u       (9) 
where idcjn and udcjn represent the DC-link current and voltage of 
the n-th sub-module and the subscript j={u,l} denotes the up-
per- or lower-arm respectively.  
With this simplification the sub-module operation can be 
defined using the two differential equations of 
 dcudcu
du
i C
dt
  (10) 
 dcldcl
du
i C
dt
  (11) 
where C is the DC-link capacitor for each sub-module.  
Following the concept of the system level average model, the 
sub-module voltages and currents can also be expressed using 
common-mode and differential-mode quantities as  
 _ _dcu dc cm dc dmi i i   _ _dcl dc cm dc dmi i i   (12) 
 _ _dcu dc cm dc dmu u u   _ _dcl dc cm dc dmu u u   (13) 
Adding and subtracting (10) and (11) and then substituting 
from (12) and (13) gives 
 
_
_
dc cm
dc cm
du
i C
dt
  (14) 
 
_
_
dc dm
dc dm
du
i C
dt
  (15) 
Fig. 3 shows these sub-module average models. 
C. Decomposition of the Dependent Sources 
The MMC sub-module modulation reference waveform is 
typically a combination of a common-mode reference, mcm, and 
a differential-mode reference, mdm, so that 
 
u cm dmm m m   l cm dmm m m   (16) 
where mu and ml are the modulation commands of sub-modules 
in the upper and lower arms respectively. From fundamental 
half-bridge modulation theory [37] the conventional com-
mon-mode modulation reference is a fixed 50% value while the 
differential-mode reference is a sinusoidal waveform, given by 
 0.5cmm   (17) 
 0.5 cosdm om M t  (18) 
where M is the differential-mode modulation depth of each 
sub-module (0 ≤ M ≤ 1) and ωo is the AC system fundamental 
frequency.  
For each sub-module, their AC output and DC-side voltages 
and currents are linked through their modulation references by 
 acu u dcuu m u  acl l dclu m u  (19) 
 dcu u ui m i  dcl l li m i  (20) 
Hence the dependent sources in Figs. 2 and 3 can be revised by 
substituting (4), (5), (12) and (13) into (19) and (20), to give 
 _ _cm cm dc cm dm dc dmNu Nm u Nm u   (21) 
 _ _dm cm dc dm dm dc cmNu Nm u Nm u   (22) 
 _dc cm cm cm dm dmi m i m i   (23) 
 _dc dm dm cm cm dmi m i m i   (24) 
Fig. 4 shows the overall average MMC model achieved with 
these decomposed dependent sources. This model can now be 
used to identify how the system level and sub-module common- 
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Fig. 2.  System level common- and differential-mode average models of a 
MMC phase-leg.  
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Fig. 3.  Sub-module level common- and differential-mode average models of a 
MMC phase-leg.  
 and differential-mode voltages and currents cross-couple 
through the sub-module modulation processes to produce 
harmonic circulating currents.   
For example, looking at the system level common-mode 
circuit, the circulating current icm is determined by the voltage 
difference between the DC source Udc and the two series de-
pendent sources, across the common-mode RL impedance. The 
magnitudes of these dependent sources are determined by the 
product of the differential- and common-mode modulation 
references and the sub-module differential- and common-mode 
DC-link capacitor voltages as defined by (21). Finally, these 
voltages are determined by the injected current created by the 
product of the modulation references and the system level 
differential- and common-mode currents, as defined by (23) 
and (24).  
The magnitude of the mdmidm current source in the com-
mon-mode sub-module section of Fig. 4 has a large second 
harmonic term since it is the product of two fundamental si-
nusoid components. Hence the common-mode sub-module 
voltage udc_cm will develop a significant second harmonic ripple 
via (14), which in turn will reflect back into the system level 
common-mode circuit through the dependent source Nmc-
mudc_cm. Similar cross-coupling interactions will also cause a 
second harmonic term in the system level common-mode de-
pendent source Nmdmudc_dm. Since the common-mode RL im-
pedance is typically designed as small as possible, these two 
dependent sources will produce a significant second order 
harmonic component in the circulating current icm.  
With this understanding, a second order resonant controller 
is commonly used to reduce this second order harmonic current 
component. Alternatively, all of the circulating harmonic cur-
rents can be reduced without requiring a detailed steady state 
analysis to identify each possible harmonic frequency, by 
simply forcing the common-mode dependent voltage sources to 
be only a DC voltage. This is the approach now presented in 
this paper. 
III. PI+C HARMONIC CIRCULATING CURRENT COMPENSATION 
A. Augmenting the Sub-module Common-mode Modulation 
Reference to Suppress Harmonic Circulating Current 
To suppress the common-mode circulating current, the sum 
of the system level common-mode dependent sources in Fig. 4 
must essentially be equal to Udc (assuming Rs is small). Using 
the ideal common-mode modulation reference of mcm = 0.5 (17) 
as a starting point, this relationship can be expressed as 
 _ _ _ 2cm C dc cm dm dc dm cm dcNm u Nm u m U   (25) 
where mcm_C is the augmented common-mode modulation ref-
erence that is modified to achieve this objective - note that the 
differential-mode modulation command mdm cannot be used for 
this role because it determines the MMC AC output voltage as 
per (18). Rearranging (25) then gives 
 _
_
_
2 /cm dc dm dc dm
cm C
dc cm
m U N m u
m
u

  (26) 
If the assumptions of (8) and (9) are satisfied, only two 
sub-module DC-link voltages need to be measured to imple-
ment (26), i.e. one in the upper-arm and another in the low-
er-arm. The sub-module DC-link common- and differen-
tial-mode voltages can then be obtained using  
 
 
 
_ 1 1
_ 1 1
/ 2
/ 2
dc cm dcl dcu
dc dm dcl dcu
u u u
u u u
  

 
 (27) 
Alternatively, if the assumptions of (8) and (9) are violated 
by unmatched sub-module capacitors for example, the average 
sub-module DC-link common- and differential-mode voltages 
can be determined by additional measurements according to  
 
 
 
_
1
_
1
/ 2
/ 2
N
dc cm dcln dcun
n
N
dc dm dcln dcun
n
u u u N
u u u N



 


  



 (28) 
In either case, the augmented common-mode modulation ex-
pression of (26) provides a feed-forward compensation capa-
bility that will essentially eliminate circulating current har-
monic components without requiring a closed-loop controller. 
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Fig. 4.  Overall common- and differential-mode average models of a MMC phase-leg with dependent sources linking the system and sub-module levels.   
 B. Sub-module DC-link Voltage Prediction 
In practice the feed-forward suppression of the circulating 
current harmonics will not be ideal because of regular sampling 
and measurement delays that exist in the physical system. In 
other words, the measured sub-module DC-link voltages used 
for the augmentation calculation will lag the real voltages that 
exist at the sub-module switching instances. However, this 
mismatch can be minimized by forward predicting the voltages 
over each half-carrier switching interval. For example, at the 
half carrier modulation sampling point [k] shown in Fig. 5, only 
the sub-module voltages at sampling points [k-1, k-2, …] are 
known. But using the simple linear extrapolation of  
      2 1 2u k u k u k     (29) 
the average sub-module voltage between the sampling points [k] 
and [k+1] can be readily predicted as 
        
3
, 1 1 1 2
2
pre pre pre pre
dcjn dcjn dcjn dcjnu k k u k u k u k        (30) 
Substituting (30) into (26) gives an improved augmented 
common-mode modulation reference for each sub-module of 
 
_
_
_
2 / precm dc dm dc dmpre
cm C pre
dc cm
m U N m u
m
u

  (31) 
C. Maintaining Power Balance Between the DC and AC Sys-
tems Using PI Regulators 
Steady-state operation of a MMC requires that the DC source 
power and the AC grid power are always matched, since oth-
erwise the sub-module DC-link voltages will deviate away 
from their required DC average magnitude of 2Udc/N. In prac-
tice, since the AC system power consumption is variable under 
different operating conditions, the power match is best 
achieved by modifying the ideal common-mode modulation 
reference of (17) to maintain the sub-module DC average 
common-mode voltages at 2Udc/N, according to 
 0.5cmm M    (32) 
M is calculated using dual closed-loop inner current/outer 
voltage PI regulators of 
  *_
_
1
1i cm cm cm
i cm
M K i i
s
 
    
 
 
 (33) 
  * _
21
1 LPFdccm u dc cm
u
U
i K u
s N
  
    
  
 (34) 
where ki_cm and τi_cm are the current controller proportional gain 
and integral reset time, ku and τu are the voltage controller 
proportional gain and integral reset time respectively, and i
*
cm is 
the common-mode current reference produced by the out-
er-loop voltage regulator. Note that the reversed current error 
logic in (33) comes about because the defined reference direc-
tion for icm in Fig. 1 means that an increase in M will cause a 
decrease in the magnitude of icm. Note also that the DC-link 
common-mode voltage used in (34) must be smoothed by a low 
pass filter (LPF) to avoid injecting any harmonic ripple com-
ponents into the common-mode current reference i
*
cm. 
The final augmented common-mode modulation reference 
now becomes, from (31) and (32), 
 
_
_
_
2 / precm dc dm dc dm
cm C pre
dc cm
m U N m u
m
u
 
   (35) 
Fig. 6 shows the overall new feed-forward control structure 
based on these concepts, with the classical PI dual-loop con-
troller for DC voltage regulation, and harmonic circulating 
current suppression implemented using augmented com-
mon-mode modulation. Note that the plant block Gcmp(s) shown 
in Fig. 6 is the reciprocal of the common-mode system im-
pedance Rs + s(Lk + 2Lm). 
Note: Although the PI regulators are primarily used to 
maintain power balance (i.e. the average value of udc_cm), they 
also provide a finite loop gain for low-order harmonics. Hence 
they help to mitigate these harmonic currents if they have not 
been fully eliminated by the feed forward compensation be-
cause of practical second order effects. 
IV. INTER-ARM DC VOLTAGE NATURAL BALANCE ANALYSIS 
The inner-arm and inter-arm DC voltages of a MMC are 
known to naturally balance [38] when certain switching fre-
quencies are avoided [14] for PSC-PWM modulation with 
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Fig. 5.  Sub-module DC-link voltage prediction principle. 
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Fig. 6.  Overall compensated MMC control with closed-loop DC voltage regulator and harmonic ripple suppression using common-mode augmentation.  
 fixed modulation references. So, given that inner-arm natural 
DC bus voltage balance is guaranteed when exactly the same 
modulation references are used for all modules, it is important 
to now determine how the inter-arm natural balancing may be 
influenced when incorporating circulating current suppression 
techniques.  
The overall system established in Fig. 4 is time varying due 
to the presence of sinusoidal differential-mode modulation 
references in the coefficients. This makes a complete stability 
analysis difficult. Nevertheless, a simple stability analysis can 
be achieved by rearranging (6), (7), (21) and (22) to give 
 
 _ _
1
2
cm dc cm dc cm dm dc dm s cm
k m
i U Nm u Nm u R i dt
L L
    
  
(36) 
 
 _ _
1
2
2
dm cm dc dm dm dc cm g s g dm
k g
i Nm u Nm u u R R i dt
L L
     
 

(37) 
and then proceeding with the following analysis sequence. 
A. Modulating the MMC Using Fixed References 
Taking (17) and (18) as a starting point, the common- and 
differential-mode modulation references are fixed so that they 
have no impact on the system dynamics. Then, assuming an 
initial inter-arm voltage unbalance is present in the differen-
tial-mode DC-link voltage udc_dm (Fig. 7(a)), the common-mode 
current icm will decrease and the differential-mode current idm 
will increase respectively via (36) and (37) (Fig. 7(b)). Taking 
this effect back into (24), both of these two current variations 
will help drive the voltage udc_dm back to its steady state (i.e. 
0V). A similar phenomenon can be identified for the com-
mon-mode voltage udc_cm. Hence the averaged DC-link voltages 
udc_cm and udc_dm can be seen to self-regulate to their steady state 
values (i.e. naturally balanced) driven by the currents icm and 
idm. 
Note that the current responses depend solely on their re-
spective system resistance and inductance as per (36) and (37). 
While the small inductance ensures a fast current dynamic 
which guarantees the self-regulation process, the small re-
sistance leads to an underdamped system which may require 
several cycles to settle down. Moreover, a small averaged 
common-mode DC voltage error with respect to expected value 
Udc/N, is inevitable with this modulation as shown in Fig. 7(a), 
since power balance is not considered in this first stage of the 
analysis (i.e. fixed modulation references). 
B. Incorporating the Proposed Feed-forward Compensation 
When the common-mode current is augmented through the 
proposed feed-forward scheme, substituting (35) into (36) 
gives 
 
 
 
1
2
2
cm dc s cm
k m
i U M R i dt
L L
   
 
 (38) 
From (38), the common-mode current is designed to be re-
sponsible for controlling the averaged DC-link common-mode 
voltage udc_cm (i.e. power balance) by adjusting △M, which 
implies that the common-mode current will no longer respond 
to changes of udc_dm  as shown in Fig. 8(a). Nevertheless, DC 
bus voltage self-regulation will still be achieved by the action 
of the differential-mode current idm as shown in Fig. 8(b). The 
strategy also provides the additional benefits of an improved 
power balance and quicker system damping, as can be seen by 
comparing Fig. 8 against Fig. 7. 
For cases where Rg or Lg is extremely large (i.e., the AC 
system is disconnected), the differential-mode current becomes 
zero, which makes self-regulation unachievable. Hence the 
proposed feed-forward scheme should be temporarily discon-
tinued in this scenario so that the common-mode current can 
return to the role of the self-regulation. However, this constraint 
is quite reasonable given that there is no need for harmonic 
circulation current control when the MMC is operating in 
standby. 
C. Conventional Independent Feed-forward Compensation of 
the Upper and Lower Arms  
Feed-forward of the upper and lower arm output voltages 
independently as proposed in [32] effectively compensates both 
the common- and differential-mode currents simultaneously. 
Hence both of the system level current components, icm and idm, 
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Fig. 7.  DC voltage self-regulation process with fixed modulation references. 
(Rs = 0.2 Ω, Rg = 0.5 Ω, Udc/N = 100 V) (a) DC-link common- and differen-
tial-mode voltages. (b) Common- and differential-mode currents. 
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Fig. 8.  DC voltage self-regulation process with the proposed feed-forward 
compensation. (Rs = 0.2 Ω, Rg = 0.5 Ω) (a) DC-link common- and differen-
tial-mode voltages. (b) Common- and differential-mode currents. 
 are strictly controlled to their designed values, i.e. DC and 
fundamental AC respectively (Fig. 9(b)), and cannot contribute 
to the self-regulation process. This leads to unbalanced DC-link 
voltages as shown in Fig. 9(a), which require additional voltage 
controllers as presented in [32] to balance these voltages by 
adding extra components into the circulating current icm. Hence 
this strategy does not achieve natural balancing of the module 
DC voltages. 
V. INDUSTRIAL LEVEL SIMULATION RESULTS 
To explore the performance of the proposed new 
feed-forward compensation strategy, a three-phase MMC 
converter with eight sub-modules per arm has been simulated 
using PSIM, with system and controller parameters as detailed 
in Table I.  
Asymmetric regular sampled PSC-PWM [37] with in-phase 
carriers for the upper and lower arms is used to maximize 
cancellation of the switching frequency common-mode cur-
rents. The gains of the PI common-mode and PR differen-
tial-mode current controllers are optimally calculated so as to 
maximize the system bandwidth, taking into account PWM 
transport and sampling delays using the principles presented in 
[39], [40]. The average current reference is regulated by the 
voltage controller to maintain the sub-module averaged 
DC-link common-mode voltages at 2Udc/N, with its gains set 
heuristically to achieve a fast yet stable transient response. Note 
that no additional voltage balance controller has been imple-
mented in all cases shown below, with inner arm voltage bal-
ance being automatically achieved through the PSC-PWM 
modulation process only [38]. 
A. Natural Balance Capability Compared to Independent 
Feed-forward Compensation. 
A natural balancing test is performed to show the advantage 
of the proposed approach compared to independent 
feed-forward compensation of each MMC arm. As predicted by 
the previous stability analysis, when independent feed-forward 
compensation is used, the differential-mode DC-link voltages 
start to move from zero to a new equilibrium point due to the 
marginal stability of this approach, as shown in Fig. 10(c). This 
in turn gradually distorts the circulating current as shown in Fig. 
10(a). In contrast, the proposed direct feed-forward approach 
maintains the DC voltage natural balance with the influence of 
differential-mode current during system dynamics, as shown in 
Fig. 10(b) and Fig. 10(d). 
B. Dynamic Performance under Different Operating Condi-
tions 
A comparison between the proposed approach and the res-
onant harmonic regulator method is tested on the three phase 
MMC under four-quadrant operating conditions. The results 
are shown in Fig. 11 and Fig. 12, where positive P means active 
power is being transferred from the DC system to the AC sys-
tem, while positive Q means inductive power injection into the 
AC system. During each load condition change, the resonant 
controller creates a small oscillation during resettling (Fig. 
11(b)) whereas the proposed method achieves a smooth con-
tinuous DC current flow (Fig. 12(b)) by strictly regulating the 
voltage Nucm to DC. Both methods achieve natural balancing as 
shown in Fig. 11(a) and Fig. 12(a), because the differen-
tial-mode current continues to participate in regulating the DC 
voltages during system transients. 
C. Dynamic Performance under Unbalanced AC Grid Con-
ditions 
The three phase MMC system is now further tested under 
unbalanced AC grid conditions to demonstrate the per phase 
control capability of the new strategy. As shown in Fig. 13, the 
proposed feed-forward scheme is enabled at t=0.4s, a 10% 
negative sequence AC grid voltage is introduced at t=0.6s, and 
then a 60% increase in current is drawn from phase A at t=0.8 to 
simulate an unbalanced local load situation. From Fig. 13(b), it 
can be seen that the three phase currents are successfully con-
0 0.05 0.1 0.15 0.2
-100
-50
0
50
100
t/s
u
/V
150
initial inter-arm voltage unbalance
_( )dc cmAVG u
_( )dc dmAVG u
still unbalanced
_dc cmu
_dc dmu
(a)
0 0.05 0.1 0.15 0.2
-100
-50
0
50
100
t/s
i/
A
cmi
dmi
(b) 
Fig. 9.  DC voltage dynamics if feed-forwarding the upper and lower arms 
independently [32]. (Rs = 0.2 Ω, Rg = 0.5 Ω) (a) DC-link common- and dif-
ferential-mode voltages. (b) Common- and differential-mode currents. 
TABLE I 
SIMULATION SYSTEM CONFIGURATIONS AND PARAMETERS 
Description Symbol Value 
System parameters   
DC supply voltage Udc 10 kV 
AC grid voltage (RMS) 
AC grid frequency 
AC source resistance 
AC source inductance 
ug 
fg 
Rg 
Lg 
5.77 kV 
50 Hz 
0.5 Ω 
6 mH 
Coupling-inductor 
    Self-inductance 
    Mutual-inductance 
    Leakage-inductance 
    Individual winding-resistance 
 
Ls 
Lm 
Lk 
Rs 
 
6 mH 
5.7 mH 
0.3 mH 
0.2 Ω 
DC-link capacitor C 1100 μF 
Switching frequency fc 1 kHz 
Sampling frequency fs 8 kHz 
Numbers of cells per arm N 8 
PSC interleaved angle θ 0 rad 
Controller parameters   
Common-mode current controller 
    Proportional gain 
    Integral reset time 
    Resonant reset time 
 
Ki_cm 
τi_cm 
τr_cm 
 
20.4 A-1 
0.0057 s 
0.0198 s 
Differential-mode current controller 
    Proportional gain 
    Resonant reset time 
 
Ki_dm 
τr_dm 
 
20.4 A-1 
0.0057 s 
Averaged voltage controller 
    Proportional gain 
    Integral reset time 
 
Ku 
τu 
 
0.2 V-1 
0.02 s 
 
 
 trolled to their designed references regardless of whether the 
AC grid system is balanced or not. The three circulating cur-
rents in Fig. 13(a), however, change separately under different 
AC system conditions to enable the active power balance in 
each phase. 
Note that there is a small periodic error existing in the 
common-mode current with this compensation strategy. This is 
caused by two reasons. One is the non-strictly accurate com-
pensation as mentioned in section III.B with a relatively small 
switching frequency, and another is the small DC-link voltage 
ripple mismatch among sub-modules due to the phase shifted 
carriers. However, this error could be minimized by increasing 
the sub-module switching frequency if necessary. 
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Fig. 10.  Comparison between the proposed feedforward controller (PI+C) and the conventional independent feed-forward scheme: (a) Arm and common-mode 
currents using [32], (b) Arm currents and common-mode current using the proposed scheme, (c) DC-link voltages using [32], (d) DC-link voltages using the 
proposed scheme. 
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Fig. 11.  Performance of the resonant controller (PI+Res2) under different operating conditions: (a) DC-link voltages, (b) Arm currents and common-mode 
current, (c) AC grid voltage and current. 
 
 VI. LABORATORY EXPERIMENTAL RESULTS WITH 
SIMULATION REFERENCES 
A. Prototype and Controller Parameters 
The performance of the proposed feed-forward compensa-
tion technique is further confirmed using simulation and 
matching experimental investigations on a single phase-leg 
MMC platform as shown in Fig. 14 with parameters as listed in 
Table II. The MMC arm is made up of two sub-modules, with 
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Fig. 12.  Performance of the proposed feedforward controller (PI+C) under different operating conditions: (a) DC-link voltages, (b) Arm currents and com-
mon-mode current, (c) AC grid voltage and current. 
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Fig. 13.  Performance of the proposed feedforward controller (PI+C) under unbalanced AC grid conditions: (a) Common-mode currents, (b) AC system currents 
(double differential-mode current), (c) AC system grid voltage. 
 
 
 the common DC supply provided by two series connected DC 
power sources. For simplicity, the AC system is replaced by a 
passive RL load and the proposed approach is executed using a 
central controller using a low cost TMS320F2812 processor. 
The coupled-inductors and sub-module DC-link capacitors 
were sized with relatively small p.u. magnitudes to produce 
higher levels of circulating current harmonics in the converter. 
For these tests, the AC system was commanded by an open loop 
modulation reference, which means that natural balance is 
guaranteed for both the proposed feed-forward and the resonant 
compensation approach. 
B. Steady-State Performance 
Fig. 15 presents steady-state simulation and experimental 
waveforms of the upper-/lower-arm currents and com-
mon-mode circulating current for the MMC system operating 
under four different controller types: dual PI controller without 
feed-forward DC-link compensation (Figs. 15(a)-15(c)), dual 
PI+C controller without DC-link voltage prediction (Figs. 
15(d)-15(f)), dual PI+C controller with DC-link voltage pre-
diction (Figs. 15(g)-15(i)), and dual PI+Res2 controller (Figs. 
15(j)-15(l)). 
From Fig. 15(c), when the system operates with a simple 
dual PI controller that does not compensate for the module 
DC-link ripple voltages, the second-order harmonic in the 
circulating current is substantial with an amplitude of about 1A. 
With the dual PI+C control strategy, this magnitude reduces to 
about 0.25A (Fig. 15(f)), with a further reduction to only 0.1A 
(Fig. 15(i)) when prediction of the sub-module DC-link volt-
ages is included in the calculation. 
In contrast, from Fig. 15(l), the dual PI+Res2 controller 
shows almost perfect suppression of the second-order harmonic 
component as expected. However it does present a slightly 
increased fourth-order harmonic because its resonant term only 
addresses the second-order harmonic, while the wideband dual 
PI+C controller takes all low-order harmonics into account. 
The slight differences between the simulation and experi-
mental waveforms in Figs. 15(a)-15(l) are caused by simula-
tion/experiment parameter mismatch and the inability of the 
PSIM model to account for parameter frequency dependence. 
 
C. Dynamic Performance 
Fig. 16 compares the transient performance of the proposed 
PI+C controller (Figs. 16(a)-(f)) against the more traditional 
approach of using a PI+Res2 controller (Figs. 16(g)-(l)). This 
figure shows simulation and experimental waveforms of the 
upper-/lower-arm currents, common-mode circulating current, 
and sub-module DC-link voltages, before and after the sup-
pression technique is enabled at t = 0.3 s. 
Figs. 16(a)-16(f) show how steady-state operation of the 
PI+C controller is quickly achieved after a single fundamental 
cycle. In contrast, as shown in Figs. 16(g)-16(l), the PI+Res2 
controller requires over three fundamental cycles to settle after 
the transient. This highlights the superior dynamic capability of 
new feed-forward compensation approach compared to the 
more conventional resonant feedback technique. 
Figs. 16(c), 16(f), 16(i), and 16(l) confirm that both of these 
approaches do not compromise the sub-module DC-link volt-
ages natural balancing mechanism even during the transient 
period after the controller has been enabled. Moreover, also 
from these figures, both control methodologies slightly in-
crease the ripple magnitude of sub-module DC-link voltages 
when the low-order circulating current suppression technique is 
enabled. This is expected as a harmonic circulating current 
typically attenuates the ripple magnitude of the sub-module 
DC-link voltages [10]. 
D. Operation under V/f Control 
Fig. 17 shows the dynamic performance of the PI+C con-
troller for a linear change in magnitude and frequency of the  
differential-mode modulation command signal (modulation 
depth and fundamental frequency decreasing from 0.8 to 0.64 
and 50Hz to 40Hz, respectively), initiating at t = 0.5 s. This 
emulates the constant V/f operation typically adopted in varia-
ble speed drives for induction motors, and illustrates the ability 
of the proposed feed-forward suppression technique to operate 
TABLE II 
PROTOTYPE AND CONTROLLER PARAMETERS 
Description Symbol Value 
System parameters   
DC supply voltage Udc 100 V 
Coupling-inductor 
    Self-inductance 
    Mutual-inductance 
    Leakage-inductance 
    Individual winding-resistance 
 
Ls 
Lm 
Lk 
Rs 
 
2 mH 
1.9 mH 
0.1 mH 
0.2 Ω 
DC-link capacitor C 470 μF 
Load inductance Lg 6.2 mH 
Load resistance Rg 6 Ω 
Load frequency fg 50 Hz 
Switching frequency fc 2 kHz 
Sampling frequency fs 4 kHz 
Numbers of cells per arm N 2 
PSC interleaved angle θ 0 rad 
Controller parameters   
Differential-mode modulation depth 
Common-mode current controller 
    Proportional gain 
    Integral reset time 
    Resonant reset time 
M 
 
Ki 
τi 
τr 
0.8 
 
9.2 A-1 
0.0043 s 
0.0198 s 
Averaged voltage controller 
    Proportional gain 
    Integral reset time 
 
Ku 
τu 
 
0.1 V-1 
0.05 s 
 
 
 
Fig. 14.  The Experimental setup. 
 under variable fundamental frequency without requiring any 
dynamic controller gain re-tuning. Also, from Figs. 17(c) and 
17(f), it can be seen how the sub-module DC-link voltages 
remain naturally balanced throughout the whole dynamic 
converter operation as expected. 
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Fig. 15.  Steady-state response of arm currents iu, il and circulating current (common-mode current icm): (a, b) Simulation and experimental waveforms, dual PI 
controller, (c) spectrum of circulating current icm, dual PI controller, (d, e) Simulation and experimental waveforms, dual PI+C controller without DC-link voltage 
prediction, (f) spectrum of circulating current icm, dual PI+C controller without DC-link voltage prediction, (g, h) Simulation and experimental waveforms, dual 
PI+C controller with DC-link voltage prediction, (i) spectrum of circulating current icm, dual PI+C controller with DC-link voltage prediction, (j, k) Simulation and 
experimental waveforms, dual PI+Res2 controller, and (l) spectrum of circulating current icm, dual PI+Res2 controller. 
 
 
 
  
 E.  Operation in a Multi-frequency AC System 
The efficacy of the PI+C feed-forward approach in sup-
pressing multiple low-order harmonics in the circulating cur-
rent is demonstrated by commanding a differential-mode 
modulation signal that contains an additional fifth-order har-
monic component (in-phase with the fundamental component 
but 79% smaller in magnitude), as shown in Fig. 18. The 
low-order harmonic suppression process is enabled at t = 0.6 s. 
The performance of the feed-forward controller for single 
and multiple frequency AC systems can be assessed by com-
paring Figs. 16(a)-(f) and Fig. 18. From these figures, for both 
scenarios the initiating transient takes about one fundamental 
cycle to settle, with the circulating current then reducing to 
  
(a)                                                                                 (b)                                                                                 (c) 
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(g)                                                                                 (h)                                                                                 (i) 
 
(j)                                                                                 (k)                                                                                  (l) 
Fig. 16.  Dynamic response of dual PI+C and dual PI+Res2 controllers: (a) Simulation waveforms of arm currents and common-mode current, dual PI+C con-
troller, (b) Zoom of (a) for t [0.28, 0.32] s, (c) Simulation waveforms of sub-module DC-link voltages, dual PI+C controller, (d) Experimental waveforms of arm 
currents and common-mode current, dual PI+C controller, (e) Zoom of (d) for t [0.28, 0.32] s, (f) Experimental waveforms of sub-module DC-link voltages, dual 
PI+C controller, (g) Simulation waveforms of arm currents and common-mode current, dual PI+Res2 controller, (h) Zoom of (g) for t [0.28, 0.32] s, (i) Sim-
ulation waveforms of sub-module DC-link voltages, dual PI+Res2 controller, (j) Experimental waveforms of arm currents and common-mode current, dual 
PI+Res2 controller, (k) Zoom of (j) for t [0.28, 0.32] s, and (l) Experimental waveforms of sub-module DC-link voltages, dual PI+Res2 controller. 
 similar small levels of low-order harmonics in the steady-state. 
These results confirm the direct applicability of the 
feed-forward suppression technique to multiple output fre-
quency systems, since it does not require additional resonant 
terms to deal individually with the various even harmonics that 
are created in the DC circulating current from these output 
frequencies. 
VII.  CONCLUSION 
This paper has presented a new feed-forward DC-link volt-
age compensation technique (PI+C) for suppressing low-order 
circulating current harmonics in a MMC. Using an improved 
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(d)                                                                                 (e)                                                                                 (f) 
Fig. 17.  Dynamic response of dual PI+C controller operating with V/f control: (a) Simulation waveforms of arm currents and common-mode current, (b) Zoom of 
(a) for t [0.48, 0.52] s, (c) Simulation waveforms of sub-module DC-link voltages, (d) Experimental waveforms of arm currents and common-mode current, (e) 
Zoom of (d) for t [0.48, 0.52] s, and (f) Experimental waveforms of sub-module DC-link voltages. 
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Fig. 18.  Dynamic response of dual PI+C controller operating in a multiple-frequency AC system: (a) Simulation waveforms of arm currents and common-mode 
current, (b) Zoom of (a) for t [0.58, 0.62] s, (c) Simulation waveforms of sub-module DC-link voltages, (d) Experimental waveforms of arm currents and 
common-mode current, (e) Zoom of (d) for t [0.58, 0.62] s, and (f) Experimental waveforms of sub-module DC-link voltages. 
 common- and differential-mode average MMC model, the 
interactions between the sub-module DC-link bus voltage rip-
ple and the sub-module modulation commands that cause cir-
culating current ripple are identified, and are used to create a 
common-mode modulation augmentation term that compen-
sates for these interactions. The approach also maintains the 
natural balance capability of a MMC by controlling the upper 
and lower arms together. While the direct feed-forward idea 
derives partly from the concept of a classical PI+R closed-loop 
controller, it achieves a significantly improved transient re-
sponse and a wider frequency band response compared to this 
strategy, which makes it particularly attractive for systems with 
fundamental output frequency variations or multiple AC output 
frequencies. The validity and effectiveness of the new method 
has been confirmed through extensive simulation and experi-
mental results.  
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